## FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Bidirectional switches connect inputs to outputs
- Pin compatible with the 74'126 function
- Zero propagation delay, zero ground bounce
- Undershoot clamp diodes on all switch and control inputs
- Available in QSOP and SOIC packages


## APPLICATIONS:

- Active high enabling
- Hot-swapping, hot-docking
- Voltage translation (5V to 3.3V)
- Power conservation
- Capacitance reduction and isolation (mass storage, work stations)
- Logic replacement (data processing)
- Clock gating
- Bus isolation


## DESCRIPTION:

The QS3126 provides a set of four high-speed CMOS switches connecting inputs to outputs. The low ON resistance of the QS3126 allows inputs to be connected to outputs without propagation delay and without generating additional ground bounce noise. Individual active high enables (OE) are used to turn the switches on. The QS3126 is ideal for signal and control switching since the device adds no noise, ground bounce, propagation delay, or significant power consumption to the system.

QuickSwitch devices provide an order of magnitude faster speed than conventional logic devices.

The QS3126 is characterized for operation at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



QSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Supply Voltage to Ground | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Switch Voltage Vs | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Input Voltage VIN | -0.5 to +7 | V |
| VAC | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns})$ | -3 | V |
| IOUT | DC Output Current | 120 | mA |
| Pmax | Maximum Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}\right)$ | 0.5 | W |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{N}}=\mathrm{OV}, \mathrm{V}\right.$ out $\left.=\mathrm{OV}\right)$

| Pins | Typ. | Max. ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: |
| Control Inputs | 3 | 5 | pF |
| Quickswitch Channels (Switch OFF) | 5 | 7 | pF |

NOTE:

1. This parameter is guaranteed but not production tested.

## PIN DESCRIPTION

| Pin Names | $\mathrm{I} / 0$ | Description |
| :---: | :---: | :--- |
| $1 \mathrm{~A}-4 \mathrm{~A}$ | $\mathrm{I} / 0$ | Bus A |
| $1 \mathrm{Y}-4 \mathrm{Y}$ | $\mathrm{I} / 0$ | Bus Y |
| $10 \mathrm{E}-40 \mathrm{E}$ | I | Bus Switch Enable |

FUNCTION TABLE ${ }^{(1)}$

| xOE | $x A$ | $x Y$ | Function |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $H$ | Connect |
| $H$ | $L$ | $L$ | Connect |
| $L$ | $X$ | $X$ | Disconnect |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
X = Don't Care

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Inputs | 2 | - | - | V |
| VIL | InputLOW Voltage | Guaranteed Logic LOW forControl Inputs | - | - | 0.8 | V |
| In | InputLeakage Current(Control Inputs) | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | Off-StateCurrent(Hi-Z) | OV $\leq$ Vout $\leq$ Vcc, Switches OFF | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ron | Switch ON Resistance ${ }^{(2)}$ | VCC $=$ Min., VIN $=0 \mathrm{~V}$, ION $=30 \mathrm{~mA}$ | - | 5 | 7 | $\Omega$ |
|  |  | VCC $=$ Min., VIN $=2.4 \mathrm{~V}$, ION $=15 \mathrm{~mA}$ | - | 10 | 15 |  |
| Vp | Pass Voltage ${ }^{(3)}$ | $\mathrm{VIN}=\mathrm{VCC}=5 \mathrm{~V}$, IOUT $=-5 \mu \mathrm{~A}$ | 3.7 | 4 | 4.2 | V |

NOTES:

1. Typical values are at $\mathrm{V} C \mathrm{C}=5 \mathrm{~V}$ and $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Ron is guaranteed but not production tested.
3. Pass voltage is guaranteed but not production tested.

TYPICAL ON RESISTANCE vs Vin AT Vcc $=5 \mathrm{~V}$


Vin
(Volts)

## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| IccQ | Quiescent Power Supply Current | VCC $=$ Max., VIN $=$ GND or Vcc, $f=0$ | 3 | $\mu \mathrm{~A}$ |
| $\Delta I C C$ | Power Supply Current per Input $\mathrm{HIGH}{ }^{(2)}$ | VCC $=$ Max., VIN $=3.4 \mathrm{~V}, \mathrm{f}=0$ | 1.25 | mA |
| ICCD | Dynamic Power Supply Current per $\mathrm{MHz}^{(3)}$ | VCC = Max., A and Y Pins Open, Control Inputs Toggling @ $50 \%$ Duty Cycle | 0.25 | $\mathrm{~mA} / \mathrm{MHz}$ |

## NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per TTL-driven input ( $\mathrm{V} \mathbb{I N}=3.4 \mathrm{~V}$, control inputs only). A and $Y$ pins do not contribute to $\Delta \mathrm{lcc}$.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and Y inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%$
CLOAD $=50 \mathrm{pF}$, RLOAD $=500 \Omega$ unless otherwise noted.

| Symbol | Parameter | Min. ${ }^{(1)}$ | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Data Propagation Delay ${ }^{(2)}$ A to $Y$ | - | - | $0.25{ }^{(3)}$ | ns |
| $\begin{aligned} & \text { tPZL } \\ & \text { tPZH } \end{aligned}$ | Switch Turn-On Delay OE to $\mathrm{xA} / \mathrm{xY}$ | 1.5 | - | 6.5 | ns |
| $\begin{aligned} & \text { tPLZ } \\ & \text { tPHZ } \end{aligned}$ | Switch Turn-OffDelay ${ }^{(2)}$ OE to $\mathrm{xA} / \mathrm{xY}$ | 1.5 | - | 5.5 | ns |

## NOTES:

1. Minimums are guaranteed but not production tested.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns at $\mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

ORDERINGINFORMATION

for Tech Support:
logichelp@idt.com

